

© Copyright SEK. Reproduction in any form without permission is prohibited.

Gränssnitt för seriebuss för datakommunikation (USB) – Del 1: Specifikation för USB, revision 2.0

*Universal serial bus interfaces for data and power –
Part 1: Universal serial bus specification, revision 2.0*

Som svensk standard gäller europastandarden EN 62680-1:2013. Den svenska standarden innehåller den officiella engelska språkversionen av EN 62680-1:2013.

Nationellt förord

Europastandarden EN 62680-1:2013

består av:

- **europastandardens ikraftsättningsdokument**, utarbetat inom CENELEC
- **IEC 62680-1, First edition, 2013 - Universal serial bus interfaces for data and power -
Part 1: Universal serial bus specification, revision 2.0**

utarbetad inom International Electrotechnical Commission, IEC.

ICS 35.200.00

Standarder underlättar utvecklingen och höjer elsäkerheten

Det finns många fördelar med att ha gemensamma tekniska regler för bl a säkerhet, prestanda, dokumentation, utförande och skötsel av elprodukter, elanläggningar och metoder. Genom att utforma sådana standarder blir säkerhetskraven tydliga och utvecklingskostnaderna rimliga samtidigt som marknadens acceptans för produkten eller tjänsten ökar.

Många standarder inom elområdet beskriver tekniska lösningar och metoder som åstadkommer den elsäkerhet som föreskrivs av svenska myndigheter och av EU.

SEK är Sveriges röst i standardiseringssarbetet inom elområdet

SEK Svensk Elstandard svarar för standardiseringen inom elområdet i Sverige och samordnar svensk medverkan i internationell och europeisk standardisering. SEK är en ideell organisation med frivilligt deltagande från svenska myndigheter, företag och organisationer som vill medverka till och påverka utformningen av tekniska regler inom elektrotekniken.

SEK samordnar svenska intressenters medverkan i SEKs tekniska kommittéer och stödjer svenska experters medverkan i internationella och europeiska projekt.

Stora delar av arbetet sker internationellt

Utdriften av standarder sker i allt väsentligt i internationellt och europeiskt samarbete. SEK är svensk nationalkommitté av International Electrotechnical Commission (IEC) och Comité Européen de Normalisation Electrotechnique (CENELEC).

Standardiseringssarbetet inom SEK är organiserat i referensgrupper bestående av ett antal tekniska kommittéer som speglar hur arbetet inom IEC och CENELEC är organiserat.

Arbetet i de tekniska kommittéerna är öppet för alla svenska organisationer, företag, institutioner, myndigheter och statliga verk. Den årliga avgiften för deltagandet och intäkter från försäljning finansierar SEKs standardiseringssverksamhet och medlemsavgift till IEC och CENELEC.

Var med och påverka!

Den som deltar i SEKs tekniska kommittéarbete har möjlighet att påverka framtidens standarder och får tidig tillgång till information och dokumentation om utvecklingen inom sitt teknikområde. Arbetet och kontakterna med kollegor, kunder och konkurrenter kan gynnsamt påverka enskilda företags affärsutveckling och bidrar till deltagarnas egen kompetensutveckling.

Du som vill dra nytta av dessa möjligheter är välkommen att kontakta SEKs kansli för mer information.

SEK Svensk Elstandard

Box 1284
164 29 Kista
Tel 08-444 14 00
www.elstandard.se

English version

**Universal serial bus interfaces for data and power -
Part 1: Universal serial bus specification, revision 2.0
(IEC 62680-1:2013)**

Interfaces de bus universel en série pour les données et l'alimentation électrique - Partie 1: Spécification du bus universel en série, révision 2.0
(CEI 62680-1:2013)

Schnittstellen des Universellen Seriellen Busses für Daten und Energie - Teil 1: Festlegung des Universellen Seriellen Busses
(IEC 62680-1:2013)

This European Standard was approved by CENELEC on 2013-10-16. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Avenue Marnix 17, B - 1000 Brussels

Foreword

The text of document 100/2156/FDIS, future edition 1 of IEC 62680-1, prepared by IEC/TC 100, "Audio, video and multimedia systems and equipment" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN 62680-1:2013.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2014-07-16
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2016-10-16

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC [and/or CEN] shall not be held responsible for identifying any or all such patent rights.

Endorsement notice

The text of the International Standard IEC 62680-1:2013 was approved by CENELEC as a European Standard without any modification.

INTRODUCTION

The IEC 62680 series is based on a series of specifications that were originally developed by the USB Implementers Forum (USB-IF). These specifications were submitted to the IEC under the auspices of a special agreement between the IEC and the USB IF.

The USB Implementers Forum, Inc.(USB-IF) is a non-profit corporation founded by the group of companies that developed the Universal Serial Bus specification. The USB-IF was formed to provide a support organization and forum for the advancement and adoption of Universal Serial Bus technology. The Forum facilitates the development of high-quality compatible USB peripherals (devices), and promotes the benefits of USB and the quality of products that have passed compliance testing.

ANY USB SPECIFICATIONS ARE PROVIDED TO YOU "AS IS, "WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE USB IMPLEMENTERS FORUM AND THE AUTHORS OF ANY USB SPECIFICATIONS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OR INFORMATION IN THIS SPECIFICATION.

THE PROVISION OF ANY USB SPECIFICATIONS TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

Entering into USB Adopters Agreements may, however, allow a signing company to participate in a reciprocal, royalty-free licensing arrangement for compliant products. For more information, please see:

<http://www.usb.org/developers/docs/>
http://www.usb.org/developers/devclass_docs#approved

IEC DOES NOT TAKE ANY POSITION AS TO WHETHER IT IS ADVISABLE FOR YOU TO ENTER INTO ANY USB ADOPTERS AGREEMENTS OR TO PARTICIPATE IN THE USB IMPLEMENTERS FORUM."

This series covers the Universal Series Bus interfaces for data and power and consists of the following parts:

IEC 62680-1, *Universal Serial Bus interfaces for data and power - Part 1: Universal Serial Bus Specification, Revision 2.0*

IEC 62680-2, *Universal Serial Bus interfaces for data and power - Part 2: USB Micro-USB Cables and Connectors Specification, Revision 1.01*

IEC 62680-3, *Universal Serial Bus interfaces for data and power - Part 3: USB Battery Charging Specification, Revision 1.2*

IEC 62680-4, *Universal Serial Bus interfaces for data and power - Part 4: Universal Serial Bus Cables and Connectors Class Document Revision. 2.0*

This part of the IEC 62680 series consists of several distinct parts:

- the main body of the text, which consists of the original specification and all ECN and Errata developed by the USB-IF;

CONTENTS

1	Chapter 1 Introduction	17
1.1	Motivation	17
1.2	Objective of the Specification	17
1.3	Scope of the Document	18
1.4	USB Product Compliance	18
1.5	Document Organization	18
2	Chapter 2 Terms and Abbreviations	19
3	Chapter 3 Background	25
3.1	Goals for the Universal Serial Bus	25
3.2	Taxonomy of Application Space	25
3.3	Feature List	26
4	Chapter 4 Architectural Overview	28
4.1	USB System Description	28
4.1.1	Bus Topology	28
4.2	Physical Interface	29
4.2.1	Electrical	30
4.2.2	Mechanical	30
4.3	Power	30
4.3.1	Power Distribution	31
4.3.2	Power Management	31
4.4	Bus Protocol	31
4.5	Robustness	31
4.5.1	Error Detection	32
4.5.2	Error Handling	32
4.6	System Configuration	32
4.6.1	Attachment of USB Devices	32
4.6.2	Removal of USB Devices	32
4.6.3	Bus Enumeration	32
4.7	Data Flow Types	33
4.7.1	Control Transfers	33
4.7.2	Bulk Transfers	33
4.7.3	Interrupt Transfers	33
4.7.4	Isochronous Transfers	33
4.7.5	Allocating USB Bandwidth	34
4.8	USB Devices	34
4.8.1	Device Characterizations	34
4.8.2	Device Descriptions	35
4.9	USB Host: Hardware and Software	37
4.10	Architectural Extensions	37
5	Chapter 5 USB Data Flow Model	38
5.1	Implementer Viewpoints	38
5.2	Bus Topology	39
5.2.1	USB Host	40
5.2.2	USB Devices	40

5.2.3	Physical Bus Topology	41
5.2.4	Logical Bus Topology	42
5.2.5	Client Software-to-function Relationship	43
5.3	USB Communication Flow	43
5.3.1	Device Endpoints.....	45
5.3.2	Pipes	46
5.3.3	Frames and Microframes	48
5.4	Transfer Types	48
5.4.1	Table Calculation Examples	49
5.5	Control Transfers	50
5.5.1	Control Transfer Data Format	50
5.5.2	Control Transfer Direction	51
5.5.3	Control Transfer Packet Size Constraints	51
5.5.4	Control Transfer Bus Access Constraints.....	52
5.5.5	Control Transfer Data Sequences	54
5.6	Isochronous Transfers.....	55
5.6.1	Isochronous Transfer Data Format	55
5.6.2	Isochronous Transfer Direction	55
5.6.3	Isochronous Transfer Packet Size Constraints	55
5.6.4	Isochronous Transfer Bus Access Constraints	57
5.6.5	Isochronous Transfer Data Sequences	58
5.7	Interrupt Transfers.....	58
5.7.1	Interrupt Transfer Data Format	58
5.7.2	Interrupt Transfer Direction.....	58
5.7.3	Interrupt Transfer Packet Size Constraints	58
5.7.4	Interrupt Transfer Bus Access Constraints	59
5.7.5	Interrupt Transfer Data Sequences	62
5.8	Bulk Transfers	62
5.8.1	Bulk Transfer Data Format.....	62
5.8.2	Bulk Transfer Direction	62
5.8.3	Bulk Transfer Packet Size Constraints	62
5.8.4	Bulk Transfer Bus Access Constraints	63
5.8.5	Bulk Transfer Data Sequences	64
5.9	High-Speed, High Bandwidth Endpoints	65
5.9.1	High Bandwidth Interrupt Endpoints	65
5.9.2	High Bandwidth Isochronous Endpoints	66
5.10	Split Transactions.....	67
5.11	Bus Access for Transfers	67
5.11.1	Transfer Management.....	68
5.11.2	Transaction Tracking	70
5.11.3	Calculating Bus Transaction Times	72
5.11.4	Calculating Buffer Sizes in Functions and Software	74
5.11.5	Bus Bandwidth Reclamation	74
5.12	Special Considerations for Isochronous Transfers	74
5.12.1	Example Non-USB Isochronous Application.....	75
5.12.2	USB Clock Model	77

5.12.3	Clock Synchronization	79
5.12.4	Isochronous Devices	79
5.12.5	Data Prebuffering	87
5.12.6	SOF Tracking	88
5.12.7	Error Handling	88
5.12.8	Buffering for Rate Matching	89
6	Chapter 6 Mechanical.....	91
6.1	Architectural Overview	91
6.2	Keyed Connector Protocol.....	91
6.3	Cable	92
6.4	Cable Assembly	92
6.4.1	Standard Detachable Cable Assemblies	92
6.4.2	High-/full-speed Captive Cable Assemblies.....	94
6.4.3	Low-speed Captive Cable Assemblies	96
6.4.4	Prohibited Cable Assemblies	98
6.5	Connector Mechanical Configuration and Material Requirements	98
6.5.1	USB Icon Location.....	99
6.5.2	USB Connector Termination Data	99
6.5.3	Series "A" and Series "B" Receptacles.....	100
6.5.4	Series "A" and Series "B" Plugs	103
6.6	Cable Mechanical Configuration and Material Requirements	106
6.6.1	Description	107
6.6.2	Construction	107
6.6.3	Electrical Characteristics	110
6.6.4	Cable Environmental Characteristics	110
6.6.5	Listing	110
6.7	Electrical, Mechanical, and Environmental Compliance Standards.....	110
6.7.1	Applicable Documents	116
6.8	USB Grounding	116
6.9	PCB Reference Drawings	116
7	Chapter 7 Electrical	120
7.1	Signaling	120
7.1.1	USB Driver Characteristics	123
7.1.2	Data Signal Rise and Fall, Eye Patterns	130
7.1.3	Cable Skew	139
7.1.4	Receiver Characteristics	139
7.1.5	Device Speed Identification	141
7.1.6	Input Characteristics.....	142
7.1.7	Signaling Levels	145
7.1.8	Data Encoding/Decoding	158
7.1.9	Bit Stuffing	158
7.1.10	Sync Pattern.....	160
7.1.11	Data Signaling Rate.....	160
7.1.12	Frame Interval	160
7.1.13	Data Source Signaling	161
7.1.14	Hub Signaling Timings	163

7.1.15	Receiver Data Jitter.....	164
7.1.16	Cable Delay.....	166
7.1.17	Cable Attenuation.....	167
7.1.18	Bus Turn-around Time and Inter-packet Delay.....	168
7.1.19	Maximum End-to-end Signal Delay	169
7.1.20	Test Mode Support	170
7.2	Power Distribution	171
7.2.1	Classes of Devices	171
7.2.2	Voltage Drop Budget	175
7.2.3	Power Control During Suspend/Resume	176
7.2.4	Dynamic Attach and Detach.....	177
7.3	Physical Layer.....	178
7.3.1	Regulatory Requirements	178
7.3.2	Bus Timing/Electrical Characteristics	178
7.3.3	Timing Waveforms.....	188
8	Chapter 8 Protocol Layer	191
8.1	Byte/Bit Ordering	191
8.2	SYNC Field	191
8.3	Packet Field Formats	191
8.3.1	Packet Identifier Field.....	191
8.3.2	Address Fields.....	192
8.3.3	Frame Number Field	193
8.3.4	Data Field.....	193
8.3.5	Cyclic Redundancy Checks	194
8.4	Packet Formats	194
8.4.1	Token Packets.....	194
8.4.2	Split Transaction Special Token Packets	195
8.4.3	Start-of-Frame Packets.....	200
8.4.4	Data Packets	201
8.4.5	Handshake Packets.....	202
8.4.6	Handshake Responses	203
8.5	Transaction Packet Sequences	204
8.5.1	NAK Limiting via Ping Flow Control	213
8.5.2	Bulk Transactions	217
8.5.3	Control Transfers.....	222
8.5.4	Interrupt Transactions.....	225
8.5.5	Isochronous Transactions	225
8.6	Data Toggle Synchronization and Retry.....	230
8.6.1	Initialization via SETUP Token.....	231
8.6.2	Successful Data Transactions.....	231
8.6.3	Data Corrupted or Not Accepted	231
8.6.4	Corrupted ACK Handshake.....	232
8.6.5	Low-speed Transactions	233
8.7	Error Detection and Recovery.....	234
8.7.1	Packet Error Categories	234
8.7.2	Bus Turn-around Timing	234

8.7.3	False EOPs	235
8.7.4	Babble and Loss of Activity Recovery	236
9	Chapter 9 USB Device Framework	237
9.1	USB Device States	237
9.1.1	Visible Device States	237
9.1.2	Bus Enumeration	241
9.2	Generic USB Device Operations	241
9.2.1	Dynamic Attachment and Removal	242
9.2.2	Address Assignment	242
9.2.3	Configuration	242
9.2.4	Data Transfer	243
9.2.5	Power Management	243
9.2.6	Request Processing	243
9.2.7	Request Error	245
9.3	USB Device Requests	246
9.3.1	bmRequestType	246
9.3.2	bRequest	246
9.3.3	wValue	246
9.3.4	wIndex	247
9.3.5	wLength	247
9.4	Standard Device Requests	247
9.4.1	Clear Feature	249
9.4.2	Get Configuration	250
9.4.3	Get Descriptor	250
9.4.4	Get Interface	251
9.4.5	Get Status	251
9.4.6	Set Address	253
9.4.7	Set Configuration	253
9.4.8	Set Descriptor	254
9.4.9	Set Feature	254
9.4.10	Set Interface	255
9.4.11	Synch Frame	256
9.5	Descriptors	256
9.6	Standard USB Descriptor Definitions	257
9.6.1	Device	257
9.6.2	Device_Qualifier	259
9.6.3	Configuration	259
9.6.4	Other_Speed_Configuration	261
9.6.5	Interface	261
9.6.6	Endpoint	263
9.6.7	String	266
9.7	Device Class Definitions	267
9.7.1	Descriptors	267
9.7.2	Interface(s) and Endpoint Usage	267
9.7.3	Requests	268
10	Chapter 10 USB Host: Hardware and Software	269

10.1	Overview of the USB Host	269
10.1.1	Overview	269
10.1.2	Control Mechanisms	272
10.1.3	Data Flow	272
10.1.4	Collecting Status and Activity Statistics	273
10.1.5	Electrical Interface Considerations	273
10.2	Host Controller Requirements	273
10.2.1	State Handling	273
10.2.2	Serializer/Deserializer	274
10.2.3	Frame and Microframe Generation	274
10.2.4	Data Processing	275
10.2.5	Protocol Engine	275
10.2.6	Transmission Error Handling	275
10.2.7	Remote Wakeup	276
10.2.8	Root Hub	276
10.2.9	Host System Interface	276
10.3	Overview of Software Mechanisms	276
10.3.1	Device Configuration	276
10.3.2	Resource Management	278
10.3.3	Data Transfers	279
10.3.4	Common Data Definitions	280
10.4	Host Controller Driver	280
10.5	Universal Serial Bus Driver	281
10.5.1	USBD Overview	281
10.5.2	USBD Command Mechanism Requirements	282
10.5.3	USBD Pipe Mechanisms	284
10.5.4	Managing the USB via the USBD Mechanisms	286
10.5.5	Passing USB Preboot Control to the Operating System	288
10.6	Operating System Environment Guides	289
11	Chapter 11 Hub Specification	290
11.1	Overview	290
11.1.1	Hub Architecture	290
11.1.2	Hub Connectivity	291
11.2	Hub Frame/Microframe Timer	293
11.2.1	High-speed Microframe Timer Range	293
11.2.2	Full-speed Frame Timer Range	293
11.2.3	Frame/Microframe Timer Synchronization	294
11.2.4	Microframe Jitter Related to Frame Jitter	296
11.2.5	EOF1 and EOF2 Timing Points	296
11.3	Host Behavior at End-of-Frame	299
11.3.1	Full-/low-speed Latest Host Packet	299
11.3.2	Full-/low-speed Packet Nullification	299
11.3.3	Full-/low-speed Transaction Completion Prediction	299
11.4	Internal Port	300
11.4.1	Inactive	301
11.4.2	Suspend Delay	301

11.4.3 Full Suspend (Fsus)	301
11.4.4 Generate Resume (GResume).....	301
11.5 Downstream Facing Ports.....	301
11.5.1 Downstream Facing Port State Descriptions	303
11.5.2 Disconnect Detect Timer	307
11.5.3 Port Indicator.....	308
11.6 Upstream Facing Port.....	309
11.6.1 Full-speed	309
11.6.2 High-speed.....	310
11.6.3 Receiver.....	310
11.6.4 Transmitter	313
11.7 Hub Repeater	314
11.7.1 High-speed Packet Connectivity	315
11.7.2 Hub Repeater State Machine	317
11.7.3 Wait for Start of Packet from Upstream Port (WFSOPFU).....	319
11.7.4 Wait for End of Packet from Upstream Port (WFEOPFU)	319
11.7.5 Wait for Start of Packet (WFSOP).....	319
11.7.6 Wait for End of Packet (WFEOP)	319
11.8 Bus State Evaluation	319
11.8.1 Port Error	320
11.8.2 Speed Detection	320
11.8.3 Collision	320
11.8.4 Low-speed Port Behavior.....	321
11.9 Suspend and Resume	321
11.10 Hub Reset Behavior.....	323
11.11 Hub Port Power Control	324
11.11.1 Multiple Gangs.....	324
11.12 Hub Controller	325
11.12.1 Endpoint Organization.....	325
11.12.2 Hub Information Architecture and Operation.....	325
11.12.3 Port Change Information Processing	326
11.12.4 Hub and Port Status Change Bitmap	327
11.12.5 Over-current Reporting and Recovery	328
11.12.6 Enumeration Handling.....	329
11.13 Hub Configuration.....	329
11.14 Transaction Translator.....	330
11.14.1 Overview.....	331
11.14.2 Transaction Translator Scheduling	333
11.15 Split Transaction Notation Information	335
11.16 Common Split Transaction State Machines	338
11.16.1 Host Controller State Machine.....	339
11.16.2 Transaction Translator State Machine	343
11.17 Bulk/Control Transaction Translation Overview	348
11.17.1 Bulk/Control Split Transaction Sequences.....	349
11.17.2 Bulk/Control Split Transaction State Machines	355
11.17.3 Bulk/Control Sequencing	360

11.17.4 Bulk/Control Buffering Requirements	361
11.17.5 Other Bulk/Control Details.....	361
11.18 Periodic Split Transaction Pipelining and Buffer Management.....	361
11.18.1 Best Case Full-Speed Budget	362
11.18.2 TT Microframe Pipeline	362
11.18.3 Generation of Full-speed Frames	363
11.18.4 Host Split Transaction Scheduling Requirements	363
11.18.5 TT Response Generation	366
11.18.6 TT Periodic Transaction Handling Requirements	367
11.18.7 TT Transaction Tracking	369
11.18.8 TT Complete-split Transaction State Searching.....	370
11.19 Approximate TT Buffer Space Required	371
11.20 Interrupt Transaction Translation Overview.....	371
11.20.1 Interrupt Split Transaction Sequences.....	371
11.20.2 Interrupt Split Transaction State Machines	375
11.20.3 Interrupt OUT Sequencing	381
11.20.4 Interrupt IN Sequencing	382
11.21 Isochronous Transaction Translation Overview	383
11.21.1 Isochronous Split Transaction Sequences.....	384
11.21.2 Isochronous Split Transaction State Machines	387
11.21.3 Isochronous OUT Sequencing.....	391
11.21.4 Isochronous IN Sequencing	392
11.22 TT Error Handling	392
11.22.1 Loss of TT Synchronization With HS SOFs	392
11.22.2 TT Frame and Microframe Timer Synchronization Requirements.....	393
11.23 Descriptors	395
11.23.1 Standard Descriptors for Hub Class	395
11.23.2 Class-specific Descriptors.....	403
11.24 Requests	404
11.24.1 Standard Requests	404
11.24.2 Class-specific Requests.....	405
Appendix A Transaction Examples	421
A.1 Bulk/Control OUT and SETUP Transaction Examples	421
A.2 Bulk/Control IN Transaction Examples	445
A.3 Interrupt OUT Transaction Examples	469
A.4 Interrupt IN Transaction Examples	488
A.5 Isochronous OUT Split-transaction Examples	510
A.6 Isochronous IN Split-transaction Examples.....	519
Appendix B Example Declarations for State Machines.....	533
B.1 Global Declarations	533
B.2 Host Controller Declarations.....	536
B.3 Transaction Translator Declarations	538
Appendix C Reset Protocol State Diagrams	542
C.1 Downstream Facing Port State Diagram	542
C.2 Upstream Facing Port State Diagram	544
Index	549

Note: All Engineering Change Notice's (ECN) and Errata documents as of September 01, 2012 that pertain to this core specification follow the last page of the specification starting on page 619.

Universal Serial Bus Specification

Compaq
Hewlett-Packard
Intel
Lucent
Microsoft
NEC
Philips

Revision 2.0
April 27, 2000

Scope of this Revision

The 2.0 revision of the specification is intended for product design. Every attempt has been made to ensure a consistent and implementable specification. Implementations should ensure compliance with this revision.

Revision History

Revision	Issue Date	Comments
0.7	November 11, 1994	Supersedes 0.6e.
0.8	December 30, 1994	Revisions to Chapters 3-8, 10, and 11. Added appendixes.
0.9	April 13, 1995	Revisions to all the chapters.
0.99	August 25, 1995	Revisions to all the chapters.
1.0 FDR	November 13, 1995	Revisions to Chapters 1, 2, 5-11.
1.0	January 15, 1996	Edits to Chapters 5, 6, 7, 8, 9, 10, and 11 for consistency.
1.1	September 23, 1998	Updates to all chapters to fix problems identified.
2.0 (draft 0.79)	October 5, 1999	Revisions to chapters 5, 7, 8, 9, 11 to add high speed.
2.0 (draft 0.9)	December 21, 1999	Revisions to all chapters to add high speed.
2.0	April 27, 2000	Revisions for high-speed mode.

Universal Serial Bus Specification
Copyright © 2000, Compaq Computer Corporation,
Hewlett-Packard Company,
Intel Corporation,
Lucent Technologies Inc,
Microsoft Corporation,
NEC Corporation,
Koninklijke Philips Electronics N.V.
All rights reserved.

INTELLECTUAL PROPERTY DISCLAIMER

THIS SPECIFICATION IS PROVIDED TO YOU "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS SPECIFICATION. THE PROVISION OF THIS SPECIFICATION TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS.

All product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Please send comments via electronic mail to techsup@usb.org

For industry information, refer to the USB Implementers Forum web page at <http://www.usb.org>

Acknowledgement of USB 2.0 Technical Contribution

The authors of this specification would like to recognize the following people who participated in the USB 2.0 Promoter Group technical working groups. We would also like to thank others in the USB 2.0 Promoter companies and throughout the industry who contributed to the development of this specification.

Hub Working Group

John Garney	Intel Corporation (Chair/Editor)
Ken Stufflebeam	Compaq Computer Corporation
David Wooten	Compaq Computer Corporation
Matt Nieberger	Hewlett-Packard Company
John Howard	Intel Corporation
Venkat Iyer	Intel Corporation
Steve McGowan	Intel Corporation
Geert Knapen	Royal Philips Electronics
Zong Liang Wu	Royal Philips Electronics
Jim Clee	Lucent Technologies Inc
Jim Guziak	Lucent Technologies Inc
Dave Thompson	Lucent Technologies Inc
John Fuller	Microsoft Corporation
Nathan Sherman	Microsoft Corporation
Mark Williams	Microsoft Corporation
Nobuo Furuya	NEC Corporation
Toshimi Sakurai	NEC Corporation
Moto Sato	NEC Corporation
Katsuya Suzuki	NEC Corporation

Electrical Working Group

Jon Lueker	Intel Corporation (Chair/Editor)
David Wooten	Compaq Computer Corporation
Matt Nieberger	Hewlett-Packard Company
Larry Taucher	Hewlett-Packard Company
Venkat Iyer	Intel Corporation
Steve McGowan	Intel Corporation
Mike Pennell	Intel Corporation
Todd West	Intel Corporation
Gerrit den Besten	Royal Philips Electronics
Marq Kole	Royal Philips Electronics
Zong Liang Wu	Royal Philips Electronics
Jim Clee	Lucent Technologies Inc
Jim Guziak	Lucent Technologies Inc
Par Parikh	Lucent Technologies Inc
Dave Thompson	Lucent Technologies Inc
Ed Giaimo	Microsoft Corporation
Mark Williams	Microsoft Corporation
Toshihiko Ohtani	NEC Corporation
Kugao Ouchi	NEC Corporation
Katsuya Suzuki	NEC Corporation
Toshio Tasaki	NEC Corporation

1 Chapter 1 Introduction

1.1 Motivation

The original motivation for the Universal Serial Bus (USB) came from three interrelated considerations:

- Connection of the PC to the telephone

It is well understood that the merge of computing and communication will be the basis for the next generation of productivity applications. The movement of machine-oriented and human-oriented data types from one location or environment to another depends on ubiquitous and cheap connectivity. Unfortunately, the computing and communication industries have evolved independently. The USB provides a ubiquitous link that can be used across a wide range of PC-to-telephone interconnects.

- Ease-of-use

The lack of flexibility in reconfiguring the PC has been acknowledged as the Achilles' heel to its further deployment. The combination of user-friendly graphical interfaces and the hardware and software mechanisms associated with new-generation bus architectures have made computers less confrontational and easier to reconfigure. However, from the end user's point of view, the PC's I/O interfaces, such as serial/parallel ports, keyboard/mouse/joystick interfaces, etc., do not have the attributes of plug-and-play.

- Port expansion

The addition of external peripherals continues to be constrained by port availability. The lack of a bi-directional, low-cost, low-to-mid speed peripheral bus has held back the creative proliferation of peripherals such as telephone/fax/modem adapters, answering machines, scanners, PDA's, keyboards, mice, etc. Existing interconnects are optimized for one or two point products. As each new function or capability is added to the PC, a new interface has been defined to address this need.

The more recent motivation for USB 2.0 stems from the fact that PCs have increasingly higher performance and are capable of processing vast amounts of data. At the same time, PC peripherals have added more performance and functionality. User applications such as digital imaging demand a high performance connection between the PC and these increasingly sophisticated peripherals. USB 2.0 addresses this need by adding a third transfer rate of 480 Mb/s to the 12 Mb/s and 1.5 Mb/s originally defined for USB. USB 2.0 is a natural evolution of USB, delivering the desired bandwidth increase while preserving the original motivations for USB and maintaining full compatibility with existing peripherals.

Thus, USB continues to be the answer to connectivity for the PC architecture. It is a fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface that is consistent with the requirements of the PC platform of today and tomorrow.

1.2 Objective of the Specification

This document defines an industry-standard USB. The specification describes the bus attributes, the protocol definition, types of transactions, bus management, and the programming interface required to design and build systems and peripherals that are compliant with this standard.

The goal is to enable such devices from different vendors to interoperate in an open architecture. The specification is intended as an enhancement to the PC architecture, spanning portable, business desktop, and home environments. It is intended that the specification allow system OEMs and peripheral developers adequate room for product versatility and market differentiation without the burden of carrying obsolete interfaces or losing compatibility.

1.3 Scope of the Document

The specification is primarily targeted to peripheral developers and system OEMs, but provides valuable information for platform operating system/ BIOS/ device driver, adapter IHBs/ISVs, and platform/adapter controller vendors. This specification can be used for developing new products and associated software.

1.4 USB Product Compliance

Adopters of the USB 2.0 specification have signed the USB 2.0 Adopters Agreement, which provides them access to a reciprocal royalty-free license from the Promoters and other Adopters to certain intellectual property contained in products that are compliant with the USB 2.0 specification. Adopters can demonstrate compliance with the specification through the testing program as defined by the USB Implementers Forum. Products that demonstrate compliance with the specification will be granted certain rights to use the USB Implementers Forum logo as defined in the logo license.

1.5 Document Organization

Chapters 1 through 5 provide an overview for all readers, while Chapters 6 through 11 contain detailed technical information defining the USB.

- Peripheral implementers should particularly read Chapters 5 through 11.
- USB Host Controller implementers should particularly read Chapters 5 through 8, 10, and 11.
- USB device driver implementers should particularly read Chapters 5, 9, and 10.

This document is complemented and referenced by the Universal Serial Bus Device Class Specifications. Device class specifications exist for a wide variety of devices. Please contact the USB Implementers Forum for further details.

Readers are also requested to contact operating system vendors for operating system bindings specific to the USB.