IEC/PAS 62588

Edition 1.0 2008-09

PUBLICLY AVAILABLE SPECIFICATION

Marking and labeling of components, PCBs and PCBAs to identify lead(Pb), Pb-free and other attributes

INTERNATIONAL ELECTROTECHNICAL COMMISSION

PRICE CODE

P

ICS 31.190

ISBN 2-8318-9989-3



IPC/JEDEC J-STD-609



Marking and Labeling of Components,
PCBs and PCBAs to Identify Lead(Pb),
Pb-Free and Other Attributes

A joint standard developed by the Marking, Symbols and Labels for Identification of Assemblies, Components and Devices Task Group (4-34b) and JEDEC Committee JC14.4 Quality Processes and Methods

Supersedes:

JESD97 - May 2004 IPC-1066 - January 2005 Users of this publication are encouraged to participate in the development of future revisions.

Contact:

JEDEC
Solid State Technology Association
2500 Wilson Boulevard

Arlington, VA 22201-3834 Tel 703 907.7500 Fax 703 907.7501

IPC

3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1249 Tel 847 615.7100 Fax 847 615.7105

Table of Contents

| IPC/JEDEC Forewordv | | | 5 | MARKING/LABELING CATEGORIES | |
|---------------------|--------------------------------------|-----|-------|---|---|
| IEC Foreword | | vii | 5.1 | PCB Base Material Categories | 4 |
| 1 | SCOPE | 1 | 5.1.1 | Halogen-Free Base Material | 4 |
| 1.1 | Purpose | | 5.2 | PCB Surface Finish Categories | 4 |
| 1.1 | rurpose | 1 | 5.2.1 | Pb-Containing | 4 |
| 2 | REFERENCE DOCUMENTS | 1 | 5.2.2 | Pb-Free | 4 |
| 2.1 | IPC | 1 | 5.3 | nd 2 Level Interconnect Categories | 4 |
| 2.2 | JEDEC | | 5.3.1 | Pb-Containing | |
| 2.3 | IEC | | 5.3.2 | Pb-Free | |
| 2.4 | European Parliament | | 5.4 | Conformal Coating Categories | 4 |
| 2.5 | ANSI | 1 | c | | |
| 3 | TERMS AND DEFINITIONS | 1 | 6 | COMPONENT MARKING AND LABELING | |
| 3.1 | 2D Code Label (Matrix) | 1 | 6.1 | Component Marking | |
| 3.2 | 2 Li (or 2Ll) | 1 | 6.2 | Lowest Level Shipping Container Labeling | 4 |
| 3.3 | nd 2 Level Interconnect | 2 | 7 | PCB/ASSEMBLY MARKING AND LABELING. | 5 |
| | nd | | 7.1 | PCB Marking | 5 |
| 3.4 | 2 Level Interconnect Component Label | 2 | 7.1.1 | PCB Shipping Container Labeling | 5 |
| 3.5 | 2 Level Interconnect Terminal Finish | 0 | 7.2 | Assembly Marking | 5 |
| 2.6 | or Material Component | | 7.2.1 | Assembly Shipping Container Labeling | 5 |
| 3.6 3.7 | Base Materials | | 7.3 | Solder Category Marking Sequence | 5 |
| 3.8 | Halogen-Free Board | | 7.4 | Location | |
| 3.9 | Homogeneous Material | | 7.5 | Size | 5 |
| 3.10 | intct (or INTCT) | | 7.6 | Color | |
| 3.10 | Linear Bar Code Label | | 7.7 | Font | |
| 3.12 | Material Category | | 7.8 | Method | |
| 3.12 | Maximum Component Temperature | | 7.9 | Marking Sequence | 5 |
| 3.14 | "Pb-Free" | | 7.10 | Re-Marking Changes in PCBA Materials | 6 |
| 3.15 | Pb-Free Symbol | | 7.10 | Tre-Marking Changes in FODA Materials | 0 |
| 5.15 | T b-i ree Symbol | 2 | 8 | MARKING AND/OR LABELING OF LEAD | |
| 4 | SYMBOLS, LABELS AND MARKS | | | (Pb)-CONTAINING COMPONENTS, PCBs, AND PCB ASSEMBLIES | 6 |
| 4.1 | Material Category Symbol | 2 | 8.1 | Marking and Labeling of Components | |
| 4.1.1 | Size and Location | | 8.2 | Marking and Labeling of PCBs | |
| 4.1.2 | Color | | 8.3 | Marking and Labeling of PCB Assemblies | |
| 4.1.3 | Font | | | | |
| 4.2 | Pb-Free Symbol | 2 | 9 | SUMMARY OF MARKING AND LABELING REQUIREMENTS | 7 |
| 4.3 | 2 Level Interconnect Component Label | 3 | | | |
| 4.3.1 | Size | 3 | Annex | x A – Acknowledgment | 8 |
| 432 | Color | 3 | | | |

| 5.1 | PCB Base Material Categories | 4 | | | |
|---------------------------|--|---|--|--|--|
| 5.1.1 | Halogen-Free Base Material | 4 | | | |
| 5.2 | PCB Surface Finish Categories | 4 | | | |
| 5.2.1 | Pb-Containing | 4 | | | |
| 5.2.2 | Pb-Free | 4 | | | |
| 5.3 | 2 Level Interconnect Categories | 4 | | | |
| 5.3.1 | Pb-Containing | 4 | | | |
| 5.3.2 | Pb-Free | 4 | | | |
| 5.4 | Conformal Coating Categories | 4 | | | |
| 6 | COMPONENT MARKING AND LABELING | 4 | | | |
| 6.1 | Component Marking | 4 | | | |
| 6.2 | Lowest Level Shipping Container Labeling | 4 | | | |
| 7 | PCB/ASSEMBLY MARKING AND LABELING | 5 | | | |
| 7.1 | PCB Marking | 5 | | | |
| 7.1.1 | PCB Shipping Container Labeling | 5 | | | |
| 7.2 | Assembly Marking | 5 | | | |
| 7.2.1 | Assembly Shipping Container Labeling | 5 | | | |
| 7.3 | Solder Category Marking Sequence | 5 | | | |
| 7.4 | Location | 5 | | | |
| 7.5 | Size | 5 | | | |
| 7.6 | Color | 5 | | | |
| 7.7 | Font | 5 | | | |
| 7.8 | Method | 5 | | | |
| 7.9 | Marking Sequence | 5 | | | |
| 7.10 | Re-Marking Changes in PCBA Materials | 6 | | | |
| 8 | MARKING AND/OR LABELING OF LEAD (Pb)-CONTAINING COMPONENTS, PCBs, AND PCB ASSEMBLIES | 6 | | | |
| 8.1 | Marking and Labeling of Components | 6 | | | |
| 8.2 | Marking and Labeling of PCBs | 6 | | | |
| 8.3 | Marking and Labeling of PCB Assemblies | 6 | | | |
| 9 | SUMMARY OF MARKING AND LABELING REQUIREMENTS | 7 | | | |
| Annex A – Acknowledgment8 | | | | | |

IPC/JEDEC J-STD-609 May 2007

Figures

| Figure 3-1 | Examples of Materials that Comprise the 2 nd Level Interconnect | | | | |
|------------|--|--|--|--|--|
| Figure 4-1 | Example of Mark Indicating Material Category e2 and the Optional Circle, Ellipse, Underline or Parentheses | | | | |
| Figure 4-2 | Pb-Free Symbol 3 | | | | |
| Figure 4-3 | Example of 2 nd Level Interconnect Component Label Indicating a Pb-Containing Material 3 | | | | |
| Figure 4-4 | Example of 2 nd Level Interconnect Component Label Indicating a Pb-Free e2 Material with a Maximum Component Temperature of 260°C 3 | | | | |
| Figure 4-5 | Example of 2 nd Level Interconnect Component Label Utilizing the Lead Free Symbol Indicating Both Pb-Free Material with Category and Maxi- mum Component Temperature Indicated on an Adjacent Label | | | | |
| Figure 6-1 | Example of Component Marking 5 | | | | |
| Figure 7-1 | Example of Board/Assembly Markings 6 | | | | |
| Tables | | | | | |
| Table 9-1 | Marking and Labeling Summary 7 | | | | |

IPC/JEDEC J-STD-609 May 2007

IPC and JEDEC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC or JEDEC from manufacturing or selling products not conforming to such Standards and Publications, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC or JEDEC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC or JEDEC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC or JEDEC do not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement. The material in this joint standard was developed by the Marking, Symbols and Labels for Identification of Assemblies, Components and Devices Task Group (4-34b) of the Materials Identification Subcommittee (4-34).

For Technical Information Contact:

JEDEC
Solid State Technology Association
2500 Wilson Boulevard
Arlington, VA 22201-3834
Phone (703) 907-7560
Fax (703) 907-7501

IPC 3000 Lakeside Drive, Suite 309S Bannockburn, Illinois 60015-1249 Tel 847 615.7100

Fax 847 615.7105

IPC/JEDEC J-STD-609 May 2007

IPC/JEDEC FOREWORD

Directive 2002/95/EC of the European Parliament and of the Council on the restriction of the use of certain hazardous substances in electrical and electronic equipment, commonly referred to as the "RoHS Directive1", and other legislation are driving the electronics industry towards the use of lead free (Pb-free) solders and components with Pb-free 2nd level interconnect terminal finishes and materials.

There are different Pb-free solders being used for the various soldering operations in electronics. Each of these solders may require different processing temperatures for assembly, rework, and repair. Some means of communicating the identity of the Pb-free or Pb-containing solder must be provided so that those performing assembly, rework and repair are aware of the temperature capabilities and limitations of these solders, and are able to distinguish between Pb-free and Pb-containing solders.

Marking of components and/or labeling their shipping containers are needed to identify and distinguish Pb-containing and Pb-free 2nd level interconnect terminal finishes and materials. Labeling electronic assemblies using Pb-free solder materials will facilitate end-of-life recycling of electronic equipment. This standard sets forth minimum requirements and includes options for the provision of additional information.

This paradigm shift to Pb-free electronics has created a need for identification of traditional Pb-containing coatings, finishes and solders. This standard can be utilized to identify the presence of lead (Pb) for those markets as described in Clauses 5 (Marking/Labeling Categories) and 8 (Marking and/or Labeling of Pb-Containing Components, PCBs, and PCB Assemblies). This standard supersedes JESD97 and IPC-1066.

^{1.} The RoHS Directive itself is not a law; rather, it is a direction to the European Union Member States to implement their own laws embodying the requirements of the Directive. These laws were required to be in effect as of July 1, 2006.

This Page Intentionally Left Blank

PAS 62588 © IEC:2008(E)

INTERNATIONAL ELECTROTECHNICAL COMMISSION

Marking and Labeling of Components, PCBs and PCBAs to Identify Lead(Pb), Pb-Free and Other Attributes

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international cooperation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

A PAS is a technical specification not fulfilling the requirements for a standard but made available to the public.

IEC-PAS 62588 was submitted by IPC/JEDEC and has been processed by IEC technical committee 91: Electronics assembly technology.

The text of this PAS is based on the following document:

This PAS was approved for publication by the P-members of the committee concerned as indicated in the following document

| Draft PAS | Report on voting |
|------------|------------------|
| 91/767/PAS | 91/783/RVD |

Following publication of this PAS, the technical committee or subcommittee concerned will investigate the possibility of transforming the PAS into an International Standard.

An IEC-PAS licence of copyright and assignment of copyright has been signed by the IEC and IPC/JEDEC and is recorded at the Central Office.

This PAS shall remain valid for an initial maximum period of 3 years starting from the publication date. The validity may be extended for a single 3-year period, following which it shall be revised to become another type of normative document, or shall be withdrawn.





IPC/JEDEC J-STD-609

This Page Intentionally Left Blank

May 2007

Marking and Labeling of Components, PCBs and PCBAs to Identify Lead (Pb), Pb-Free and Other Attributes

1 SCOPE

This document applies to components and assemblies that contain Pb-free and Pb-containing solders and finishes. This document describes the marking of components and the labeling of their shipping containers to identify their 2nd level terminal finish or material, and applies to components that are intended to be attached to boards or assemblies with solder or mechanical clamping or are press fit. This document also applies to 2_{nd} level terminal materials for bumped die that are used for direct board attach.

This document applies to boards/assemblies, to identify the type of Pb-free or Pb-containing solder used. This document documents a method for identifying board surface finishes and Printed Circuit Board (PCB) resin systems. This document applies to PCB base materials and for marking the type of conformal coating utilized on Printed Circuit Board Assemblies (PCBAs). Material and their containers previously marked or labeled according to JESD 97 or IPC-1066 need not be remarked unless agreed upon by the supplier and customer.

Labeling of exterior surfaces of finished articles, such as computers, printers, servers, and the like, is outside the scope of this document. However internal PCBs and PCBAs are covered by this document. Labeling of retail packages containing electronic products is also outside the scope of this document.

- **1.1 Purpose** This document provides a marking and labeling system that aids in assembly, rework, repair and recycling and provides for the identification of:
- (1) those assemblies that are assembled with Pb-containing or Pb-free solder;
- (2) components that have Pb-containing or Pb-Free 2nd level interconnect terminal finishes and materials;
- (3) the maximum component temperature not to be exceeded during assembly or rework processing;
- (4) the base materials used in the PCB construction, including those PCBs that use halogen-free resin;
- (5) the surface finish of PCBs; and
- (6) the conformal coating on PCBAs.
- 1. www.ipc.org
- www.jedec.org
- 3. www.iec.ch
- 4. www.europa.eu.int/eur-lex/en/index.html
- 5. www.ansi.org

2 REFERENCE DOCUMENTS

2.1 IPC1

IPC-T-50 Terms and Definitions for Interconnecting and Packaging Electronic Circuits

IPC-CC-830 Qualification and Performance of Electrical Insulating Compound for Printed Wiring Assemblies (Conformal Coating)

IPC-4101 Specification for Base Materials for Rigid and Multilayer Printed Boards

2.2 JEDEC²

JESD88 JEDEC Dictionary of Terms for Solid State Technology

2.3 IEC3

IEC 61249-2-21 Materials for printed boards and other interconnecting structures - Part 2-21: Reinforced base materials, clad and unclad - Nonhalogenated epoxide woven E-glass reinforced laminated sheets of defined flammability (vertical burning test), copper-clad.

2.4 European Parliament⁴

Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment.

2.5 ANSI5

ANSI 17-1981 Character Set for Optical Character Recognition (OCR-A)